

## FEATURES

### 12-bit SAR ADC

8 single-ended analog input channels

Analog input range: 0 V to 2.5 V

### 12-bit temperature to digital converter

Temperature sensor accuracy of  $\pm 1^\circ\text{C}$  typical

### Channel sequencer operation

Specified for  $V_{DD}$  of 2.8 V to 3.6 V

Logic voltage  $V_{DRIVE} = 1.65\text{ V to }3.6\text{ V}$

Internal 2.5 V reference

I<sup>2</sup>C-compatible serial interface supports standard and fast speed modes

Out of range indicator/alert function

Autocycle mode

Power-down current: 13  $\mu\text{A}$  maximum

20-lead LFCSP package

## ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC standard)

Extended industrial temperature range:  $-55^\circ\text{C to }+125^\circ\text{C}$

Controlled manufacturing baseline

1 assembly/test site

1 fabrication site

Product change notification

Qualification data available upon request

## GENERAL DESCRIPTION

The AD7291-EP is a 12-bit, low power, 8-channel, successive approximation analog-to-digital converter (ADC) with an internal temperature sensor.

The device operates from a single 3.3 V power supply and features an I<sup>2</sup>C-compatible interface. The device contains a 9-channel multiplexer and a track-and-hold amplifier with an input bandwidth of 30 MHz. The device has an on-chip 2.5 V reference that can be disabled to allow the use of an external reference.

The AD7291-EP provides a 2-wire serial interface compatible with I<sup>2</sup>C interfaces. The I<sup>2</sup>C interface supports standard and fast I<sup>2</sup>C interface modes. The AD7291-EP normally remains in a partial power-down state while not converting and powers up for conversions. The conversion process can be controlled by a command mode where conversions occur across I<sup>2</sup>C write operations or an autocycle mode selected through software control.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

15915-001

The AD7291-EP includes a high accuracy band gap temperature sensor, which is monitored and digitized by the 12-bit ADC to give a resolution of  $0.25^\circ\text{C}$ .

The AD7291-EP offers a programmable sequencer, which enables the selection of a preprogrammable sequence of channels for conversion.

On-chip limit registers can be programmed with high and low limits for the conversion results; an out-of-range indicator output (ALERT) becomes active when the programmed high or low limits are violated by the conversion result. This output can be used as an interrupt.

Additional application and technical information can be found in the [AD7291](#) data sheet.

**TABLE OF CONTENTS**

Features .....	1	Thermal Resistance .....	5
Enhanced Product Features .....	1	ESD Caution.....	5
Functional Block Diagram .....	1	Pin Configuration and Function Descriptions.....	6
General Description .....	1	Typical Performance Characteristics .....	7
Revision History .....	2	Outline Dimensions .....	8
Specifications.....	3	Ordering Guide .....	8
Absolute Maximum Ratings.....	5		

**REVISION HISTORY**

7/2017—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD} = 2.8 \text{ V to } 3.6 \text{ V}$ ;  $V_{DRIVE} = 1.65 \text{ V to } 3.6 \text{ V}$ ;  $f_{SCL} = 400 \text{ kHz}$ , fast SCLK mode;  $V_{REF} = 2.5 \text{ V}$  internal/external;  $T_A = -55^\circ\text{C to } +125^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit <sup>1</sup>	Test Conditions/Comments
<b>DYNAMIC PERFORMANCE</b>					
Signal-to-Noise Ratio (SNR)	70	71		dB	$f_{IN} = 1 \text{ kHz}$ sine wave
Signal-to-Noise + Distortion Ratio (SINAD)	70	71		dB	
Total Harmonic Distortion (THD)		-84	-78	dB	
Spurious-Free Dynamic Range (SFDR)		-85	-80	dB	
Intermodulation Distortion (IMD)					$f_A = 5.4 \text{ kHz}$ , $f_B = 4.6 \text{ kHz}$
Second-Order Terms		-88		dB	
Third-Order Terms		-88		dB	
Channel-to-Channel Isolation		-100		dB	$f_{IN} = 10 \text{ kHz}$
Full Power Bandwidth <sup>2</sup>		30		MHz	At 3 dB
		10		MHz	At 0.1 dB
<b>DC ACCURACY</b>					
Resolution	12			Bits	Guaranteed no missing codes to 12 bits
Integral Nonlinearity (INL)		$\pm 0.5$	$\pm 1$	LSB	
Differential Nonlinearity (DNL)		$\pm 0.5$	$\pm 0.99$	LSB	
Offset Error		$\pm 2$	$\pm 4.5$	LSB	
Offset Error Matching		$\pm 2.5$	$\pm 4.5$	LSB	
Offset Temperature Drift		4		ppm/ $^\circ\text{C}$	
Gain Error		$\pm 1$	$\pm 4$	LSB	
Gain Error Matching		$\pm 1$	$\pm 2.5$	LSB	
Gain Temperature Drift		0.5		ppm/ $^\circ\text{C}$	
<b>ANALOG INPUT</b>					
Input Voltage Ranges	0		$V_{REF}$	V	
DC Leakage Current		$\pm 0.01$	$\pm 1$	$\mu\text{A}$	
Input Capacitance <sup>2</sup>		34		pF	When in track
		8		pF	When in hold
<b>REFERENCE INPUT/OUTPUT</b>					
Reference Output Voltage <sup>3</sup>	2.4925	2.5	2.5075	V	$\pm 0.3\%$ maximum at $25^\circ\text{C}$
Long-Term Stability		150		ppm	For 1000 hours
Output Voltage Hysteresis		50		ppm	
Reference Input Voltage Range <sup>4</sup>	1		2.5	V	
DC Leakage Current		$\pm 0.01$	$\pm 1$	$\mu\text{A}$	External reference applied to Pin $V_{REF}$
$V_{REF}$ Output Impedance		1		$\Omega$	
Reference Temperature Coefficient		12	35	ppm/ $^\circ\text{C}$	
$V_{REF}$ Noise <sup>2</sup>		60		$\mu\text{V rms}$	Bandwidth = 10 MHz
<b>LOGIC INPUTS (SDA, SCL)</b>					
Input High Voltage, $V_{INH}$	$0.7 \times V_{DRIVE}$			V	$V_{IN} = 0 \text{ V or } V_{DRIVE}$
Input Low Voltage, $V_{INL}$			$0.3 \times V_{DRIVE}$	V	
Input Current, $I_{IN}$		$\pm 0.01$	$\pm 1$	$\mu\text{A}$	
Input Capacitance, $C_{IN}^2$		6		pF	
Input Hysteresis, $V_{HYST}$	$0.1 \times V_{DRIVE}$			V	

Parameter	Min	Typ	Max	Unit <sup>1</sup>	Test Conditions/Comments
<b>LOGIC OUTPUTS</b>					
Output High Voltage, $V_{OH}$	$V_{DRIVE} - 0.3$			V	$V_{DRIVE} < 1.8$
Output Low Voltage, $V_{OL}$	$V_{DRIVE} - 0.2$		0.4	V	$V_{DRIVE} \geq 1.8$
Floating State Leakage Current		$\pm 0.01$	$\pm 1$	$\mu A$	$I_{SINK} = 3 \text{ mA}$
Floating State Output Capacitance <sup>2</sup>		8		pF	$I_{SINK} = 6 \text{ mA}$
<b>INTERNAL TEMPERATURE SENSOR</b>					
Operating Range	-55		+125	$^{\circ}C$	
Accuracy		$\pm 1$	$\pm 2$	$^{\circ}C$	$T_A = -55^{\circ}C$ to $+85^{\circ}C$
		$\pm 1$	$\pm 3$	$^{\circ}C$	$T_A = 85^{\circ}C$ to $125^{\circ}C$
Resolution		0.25		$^{\circ}C$	LSB size
<b>CONVERSION RATE</b>					
Conversion Time		3.2		$\mu s$	
Autocycle Update Rate <sup>5</sup>		50		$\mu s$	
Throughput Rate			22.22	kSPS	$f_{SCL} = 400 \text{ kHz}$
<b>POWER REQUIREMENTS</b>					
$V_{DD}$	2.8	3	3.6	V	Digital inputs = 0 V or $V_{DRIVE}$
$V_{DRIVE}$	1.65	3	3.6	V	
$I_{TOTAL}$ <sup>6,7</sup>					
Normal Mode (Operational)		2.9	3.5	mA	
Normal Mode (Static)		2.9	3.4	mA	
Full Power-Down Mode		0.3	1.6	$\mu A$	$T_A = -55^{\circ}C$ to $+25^{\circ}C$
		1.6	4.5	$\mu A$	$T_A = >25^{\circ}C$ to $85^{\circ}C$
		4.9	13	$\mu A$	$T_A = >85^{\circ}C$ to $125^{\circ}C$
Power Dissipation <sup>7</sup>					
Normal Mode (Operational)		8.7	10.5	mW	$V_{DD} = 3 \text{ V}, V_{DRIVE} = 3 \text{ V}$
		10.4	12.6	mW	
Normal Mode (Static)		10.4	12.2	mW	
Full Power-Down Mode		1.1	5.8	$\mu W$	$T_A = -55^{\circ}C$ to $+25^{\circ}C$
		5.8	16.2	$\mu W$	$T_A = >25^{\circ}C$ to $85^{\circ}C$
		17.6	46.8	$\mu W$	$T_A = >85^{\circ}C$ to $125^{\circ}C$

<sup>1</sup> All specifications expressed in decibels are referred to full-scale range (FSR) and tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

<sup>2</sup> Sample tested during initial product release to ensure compliance.

<sup>3</sup> Refers to Pin  $V_{REF}$  specified for  $25^{\circ}C$ .

<sup>4</sup> A correction factor can be required on the temperature sensor results when using an external  $V_{REF}$  (see the AD7291 data sheet).

<sup>5</sup> Sampled during initial product release to ensure compliance; not subject to production testing.

<sup>6</sup>  $I_{TOTAL}$  is the total current flowing in  $V_{DD}$  and  $V_{DRIVE}$ .

<sup>7</sup>  $I_{TOTAL}$  and power dissipation are specified with  $V_{DD} = V_{DRIVE} = 3.6 \text{ V}$ , unless otherwise noted.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
V <sub>DD</sub> to GND1, GND	−0.3 V to +5 V
V <sub>DRIVE</sub> to GND1, GND	−0.3 V to +5 V
Analog Input Voltage to GND1	−0.3 V to +3 V
Digital Input Voltage to GND1	−0.3 V to V <sub>DRIVE</sub> + 0.3 V
Digital Output Voltage to GND1	−0.3 V to V <sub>DRIVE</sub> + 0.3 V
V <sub>REF</sub> to GND1	−0.3 V to +3 V
GND to GND1	−0.3 V to +0.3 V
Input Current to Any Pin Except Supplies <sup>1</sup>	±10 mA
Operating Temperature Range	−55°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Pb-free Temperature, Soldering	
Reflow	260(+0)°C
ESD	2 kV

<sup>1</sup> Transient currents of up to 100 mA do not cause latch-up.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 3. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
CP-20-8 <sup>1</sup>	52	6.5	°C/W


<sup>1</sup> Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with 9 thermal vias. See JEDEC JESD51.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES**  
 1. THE EXPOSED METAL PADDLE ON THE BOTTOM OF THE LFCSP PACKAGE SHOULD BE SOLDERED TO PCB GROUND FOR PROPER HEAT DISSIPATION AND PERFORMANCE.

15915-002

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1 to 5, 18 to 20	$V_{IN3}$ , $V_{IN4}$ , $V_{IN5}$ , $V_{IN6}$ , $V_{IN7}$ , $V_{INO}$ , $V_{IN1}$ , $V_{IN2}$	Analog Inputs. The AD7291-EP has eight single-ended analog inputs that are multiplexed into the on-chip track-and-hold amplifier. Each input channel can accept analog inputs from 0 V to 2.5 V. Any unused input channels must be connected to GND1 to avoid noise pickup.
6	GND1	Ground. Ground reference point for the internal reference circuitry on the AD7291-EP. All analog input signals and the external reference signals must be referred to this GND1 voltage. The GND1 pin must be connected to the ground plane of a system. All ground pins must ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. The $V_{REF}$ pin must be decoupled to this ground pin via a 10 $\mu$ F decoupling capacitor.
7	$V_{REF}$	Internal Reference/External Reference Supply. The nominal internal reference voltage of 2.5 V appears at this pin. Provided the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. Decoupling capacitors must be connected to this pin to decouple the reference buffer. For best performance, it is recommended to use a 10 $\mu$ F decoupling capacitor on this pin to GND1. The internal reference can be disabled and an external reference supplied to this pin if required. The input voltage range for the external reference is 2.0 V to 2.5 V.
8	$D_{CAP}$	Decoupling Capacitor Pin. Decoupling capacitors (1 $\mu$ F recommended) are connected to this pin to decouple the internal low dropout regulator (LDO).
9	GND	Ground. Ground reference point for all analog and digital circuitry on the AD7291-EP. The GND pin must be connected to the ground plane of the system. All ground pins must ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. Both $D_{CAP}$ and $V_{DD}$ pins must be decoupled to this GND pin.
10	$V_{DD}$	Supply Voltage, 2.8 V to 3.6 V. This supply must be decoupled to GND with 10 $\mu$ F and 100 nF decoupling capacitors.
11, 13	AS0, AS1	Logic Inputs. Together, the logic state of these two inputs selects a unique I <sup>2</sup> C address for the AD7291-EP. See the <a href="#">AD7291</a> data sheet for details. The device address depends on the voltage applied to these pins.
12	ALERT	Digital Output. This pin acts as an out-of-range indicator and, if enabled, becomes active when the conversion result violates the $DATA_{HIGH}$ or $DATA_{LOW}$ register values. See the <a href="#">AD7291</a> data sheet for further details.
14	SDA	Digital Input/Output. Serial bus bidirectional data. This open-drain output requires a pull-up resistor. The output coding is straight binary for the voltage channels and twos complement for the temperature sensor result.
15	SCL	Digital Inputs. Serial I <sup>2</sup> C Bus Clock. This input requires a pull-up resistor. The data transfer rate in I <sup>2</sup> C mode is compatible with both 100 kHz and 400 kHz operating modes.
16	$V_{DRIVE}$	Logic Power Supply Input. The voltage supplied at this pin determines the voltage at which the interface operates. This pin must be decoupled to GND. The voltage range on this pin is 1.65 V to 3.6 V and can be less than the voltage at $V_{DD}$ but must never exceed it by more than 0.3 V.
17	$\overline{PD/RST}$	Power-Down Pin. This pin places the device into a full power-down mode and enables power conservation when operation is not required. This pin can be used to reset the device by toggling the pin low for a minimum of 1 ns and a maximum of 100 ns. If the maximum time is exceeded, the device enters power-down mode. When placing the device in full power-down mode, the analog inputs must be returned to 0 V.
EPAD	EPAD	Exposed Pad. The exposed metal paddle on the bottom of the LFCSP package must be soldered to PCB ground for proper functionality and heat dissipation.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Temperature Accuracy at 3 V





Figure 4. Full Shutdown Current vs. Supply Voltage for Various Temperatures

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-11.

Figure 5. 20-Lead Lead Frame Chip Scale Package [LFCSP]  
 4 mm × 4 mm Body and 0.75 mm Package Height  
 (CP-20-8)  
 Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD7291TCPZ-EP	-55°C to +125°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-8
AD7291TCPZ-EP-RL7	-55°C to +125°C	20-Lead Lead Frame Chip Scale Package [LFCSP]	CP-20-8

<sup>1</sup> Z = RoHS Compliant Part.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).