

SiT8021

1 to 26 MHz, Ultra-Small μ Power Oscillator



Description

The SiT8021 is the industry's smallest and the lowest power MHz oscillator. With 0.1 mW of active power consumption at 3.072 MHz output frequency, this μ Power oscillator enables longer battery life for a wearable, IoT or mobile device compared to a quartz-based oscillator or resonator.

The device comes in the smallest 1.5 mm x 0.8 mm package. The unique combination of ultra-low power, ultra-small package and flexible output frequency makes it ideal for power sensitive and space constrained applications.

Applications

- Tablets
- Fitness bands
- Health and medical monitoring
- Wearables
- Portable audio
- Input devices
- IoT devices

Features

- Ultra-low current consumption of 60 μ A at 3.072 MHz
- Ultra-small 1.5 mm x 0.8 mm package
- 1 to 26 MHz with 6 decimal places of accuracy
- Operating temperature from -40°C to 85°C
- Frequency stability as low as ± 100 ppm
- Programmable output drive strength for best EMI or driving multiple loads
- Ultra-light weight of 1.28 mg
- RoHS and REACH compliant, Pb-free, Halogen-free and Antimony-free



Electrical Specifications

Table 1. Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at 25°C and nominal supply voltage.

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
Frequency Range						
Output Frequency Range	f	1.000000		26.000000	MHz	
Frequency Stability and Aging						
Initial Tolerance	f_tol	-15	–	+15	ppm	Frequency offset at 25°C postreflow
Frequency Stability	f_stab	-100	–	+100	ppm	Inclusive of initial tolerance, and variations over operating temperature, rated power supply voltage and output load. Contact SiTime for ± 25 or ± 50 ppm options.
First Year Aging	f_1year	-3		+3	ppm	at 25°C
Operating Temperature Range						
Operating Temperature Range	T_use	-20	–	+70	°C	Extended Commercial
		-40	–	+85	°C	Industrial. Contact SiTime for -40°C to 105°C option.
Supply Voltage and Current Consumption						
Supply Voltage	VDD	1.62	1.8	1.98	V	
		2.25	–	3.63	V	Any voltage from 2.25 to 3.63V
Current Consumption ^[1,3]	IDD	–	60	–	μ A	f = 3.072 MHz, Vdd = 1.8V, no load
		–	110	130	μ A	f = 6.144 MHz, Vdd = 1.8V, no load
		–	230	270	μ A	f = 6.144 MHz, Vdd = 1.8V, 10 pF load
		–	–	160	μ A	f = 6.144 MHz, Vdd = 2.25V to 3.63V, no load
		–	160	–	μ A	f = 12 MHz, Vdd = 1.8V, no load
Standby Current ^[3]	I_std	–	0.7	1.3	μ A	Vdd = 1.8V, ST pin = HIGH, output is weakly pulled down
		–	–	1.5	μ A	Vdd = 2.25V to 3.63V, ST pin = HIGH, output is weakly pulled down

Table 1. Electrical Characteristics (continuous)

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition
LVC MOS Output Characteristics						
Duty Cycle	DC	45	–	55	%	
Rise/Fall Time ^[3]	T _r , T _f	–	4	8	ns	V _{dd} = 1.8V, 20% - 80%. Contact SiTime for other programmable rise/fall options
		–	–	8	ns	V _{dd} = 2.25V to 3.63V, 20% - 80%. Contact SiTime for other programmable rise/fall options
Output High Voltage	VOH	90%	–	–	VDD	IOH = -0.5 mA (V _{dd} = 1.8V) IOH = -1.2 mA (V _{dd} = 2.25V to 3.63V)
Output Low Voltage	VOL	–	–	10%	VDD	IOL = 0.5 mA (V _{dd} = 1.8V) IOL = 1.2 mA (V _{dd} = 2.25V to 3.63V)
Input Characteristics						
Input High Voltage	VIH	80%	–	–	VDD	
Input Low Voltage	VIL	–	–	20%	VDD	
Input Slew Rate	In-slew	10	–	–	V/ μ s	
Input Pull-down Impedance	Z _{in}	300	–	–	k Ω	Active mode (ST pin = LOW), V _{dd} = 1.8V
		270	–	–	k Ω	Active mode (ST pin = LOW), V _{dd} = 2.25V to 3.63V
		2.5	–	–	M Ω	Standby mode (ST pin = HIGH), V _{dd} = 1.8V
		1.3	–	–	M Ω	Standby mode (ST pin = HIGH), V _{dd} = 2.25V to 3.63V
Startup, Standby and Resume Timing						
Startup Time	T _{start}	–	75	150	ms	Measured from the time VDD reaches 90% of its final value
Standby Time	T _{stdby}	–	–	20	μ s	Measured from the time ST pin crosses 50% threshold
Resume Time	T _{resume}	–	2	3	ms	Measured from the time ST pin crosses 50% threshold
Jitter						
RMS Period Jitter ^[3]	T _{jitt}	–	75	110	ps	f = 6.144 MHz, V _{dd} = 1.8V
		–	–	110	ps	f = 6.144 MHz, V _{dd} = 2.25V to 3.63V
RMS Phase Jitter ^[3]	T _{phj}	–	0.8	2.5	ns	f = 6.144 MHz, V _{dd} = 1.8V, Integration bandwidth = 100 Hz to 40 kHz ^[2]
		–	–	2.5	ns	f = 6.144 MHz, V _{dd} = 2.25V to 3.63V, Integration bandwidth = 100 Hz to 40 kHz ^[2]

Notes:

1. Current consumption with load is a function of the output frequency and output load. For any given output frequency, the capacitive loading will increase current consumption equal to C_{load}*VDD*f(MHz).
2. Max spec inclusive of 25 mV peak-to-peak sinusoidal noise on VDD. Noise frequency 100 Hz to 20 MHz.
3. Refer to the performance plot section for typical values at 2.5, 2.8, 3.0 and 3.3V condition

Table 2. Pin Description

Pin	Symbol	Functionality
1	ST	Input L: Specified frequency output H: Output is low (weak pull down). Device goes to the standby mode. Supply current reduces to I _{std} .
2	OUT	Output LVCMOS clock output
3	VDD	Power Supply voltage. Bypass with a 0.01 μ F X7R capacitor.
4	GND	Power Connect to ground




Figure 1. Pin Assignments

Table 3. Absolute Maximum Limits

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part.
Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Condition	Value	Unit
Continuous Power Supply Voltage Range (VDD)		-0.5 to 3.63	V
Short Duration Maximum Power Supply Voltage (VDD)	<30 seconds	4.0	V
Continuous Maximum Operating Temperature		105	°C
Short Duration Maximum Operating Temperature	≤ 30 seconds	125	°C
Human Body Model (HBM) ESD Protection	JESD22-A115	2000	V
Charge-Device Model (CDM) ESD Protection	JESD22-C101	750	V
Machine Model (MM) ESD Protection	$T_A = 25^\circ\text{C}$	200	V
Latch-up Tolerance	JESD78 Compliant		
Mechanical Shock Resistance	MII 883, Method 2002	10,000	<i>g</i>
Mechanical Vibration Resistance	MII 883, Method 2007	70	<i>g</i>
1508 CSP Junction Temperature		150	°C
Storage Temperature		-65 to 150	°C
Soldering Temperature (follow standard Pb free soldering guidelines)	–	260	°C

Block Diagram




Figure 2. SiT8021 Block Diagram

Device Operating Modes and Outputs

The SiT8021 supports a $\leq 0.7 \mu\text{A}$ standby mode for battery-powered and other power sensitive applications. The switching between the active and standby modes is controlled by the logic level on the ST pin as shown in the table below.

Table 4. Operating Modes and Output States

ST Pin	MODE	OUTPUT	IDD Example
LOW	Active	Specified frequency	60 μA @ 3.072 MHz
FLOAT	Active with 200 k Ω internal pull-down	Specified frequency	60 μA @ 3.072 MHz
HIGH	Standby	Hi-Z, pulled-down with 1 M Ω impedance	1.3 μA

Active Mode

The SiT8021 operates in the active mode when the ST pin is at logic LOW or FLOAT. In the active mode, the device uses the on-chip frequency synthesizer to generate an output from the internal MEMS resonator reference. The frequency of the output is factory programmed based on the device ordering code.

Standby Mode

The SiT8021 operates in the standby mode when the ST pin is at logic HIGH. In the standby mode, all internal circuits with the exception of the MEMS oscillator circuit and the ST pin detection logic are turned off to reduce power consumption. While in standby mode, the input impedance of the ST pin is increased to further reduce system-level power consumption.

The output driver of the device in the standby mode is pulled-down with 1 M Ω impedance.

Output During Startup and Resume

The SiT8021 starts up with the output disabled. The output is enabled once all internal circuit blocks are active, and logic LOW or FLOAT is detected on the ST pin.

As shown in Table 4, logic HIGH at the ST pin forces the SiT8021 into the “standby” state, causing the output to disable. Upon pulling the ST pin LOW, the device enters the “resume” state, keeping the output disabled. Once the “resume” state ends, the device output enables.

The first clock pulse after startup or resume is accurate to the rated stability.

Low Power Design Guidelines

For high EM noise environments, we recommend the following design guidelines:

- Place oscillator as far away from EM noise sources as possible (e.g., high-voltage switching regulators, motor drive control).
- Route noisy PCB traces, such as digital data lines or high di/dt power supply lines, away from the SiTime oscillator.
- Place a solid GND plane underneath the SiTime oscillator to shield the oscillator from noisy traces on the other board layers.

Manufacturing Guidelines

- No Ultrasonic or Megasonic Cleaning: Do not subject the SiT8021 to an ultrasonic or megasonic cleaning environment. Permanent damage or long-term reliability issues to the device may occur in such an event.
- Applying board-level underfill (BLUF) to the device is acceptable, but will cause a slight shift of few ppm in the initial frequency tolerance. Tested with UF3810, UF3808, and FP4530 underfill.
- Reflow profile, per JESD22-A113D.
- For additional manufacturing guidelines and marking/tape-reel instructions, click on the following link: sitime.com/component/docman/doc_download/243-manufacturing-notes-for-sitime-oscillators

Test Circuit and Waveform




Figure 3. Test Circuit





Figure 4. Waveform^[4]

Note:


- Duty Cycle is computed as $Duty\ Cycle = TH/Period$.

Timing Diagram




T_{start} : Time to valid clock output from power on

Figure 5. Startup Timing^[5, 6]



T_{resume} : Time to valid clock output from the time ST pin crosses 50% threshold

Figure 6. Resume Timing^[5, 6]



T_{Stdby} : Time for output to go high-Z from the time ST pin crosses 50% threshold

Figure 7. Standby Timing^[5]

Notes:

- SiT8021 supports “no runt” pulses and “no glitch” output during startup or resume.
- SiT8021 supports gated output which is accurate within rated frequency stability from the first cycle.

Performance Plots^[7]




Figure 8. I_{dd} vs Frequency without load




Figure 9. I_{dd} vs Frequency with 10pF load




Figure 10. Frequency vs Temperature




Figure 11. RMS Period Jitter vs Frequency




Figure 12. Duty Cycle vs Frequency




Figure 13. RMS Phase Jitter Random vs Frequency^[8]




Figure 14. Rise Time vs Temperature^[9]





Figure 15. Fall Time vs Temperature^[9]

Notes:


- 7. All data is measured at room temperature, unless otherwise stated.
- 8. Integration range is from 100 Hz to 40 kHz.
- 9. Data is measured with 15 pF load.

Dimensions and Patterns

Package Size – Dimensions (Unit: mm)




Recommended Land Pattern (Unit: mm)



Recommended 4-mil (0.1mm) stencil thickness

Ordering Information

SiT8021AC-J4-18S-6.144000D



Notes:

10. Contact [SiTime](#) for other drive strength options that result in different rise/fall time for any given output load.

Table 5. List of Standard Frequencies^[11]

2.048 MHz	4 MHz	6.144 MHz	8 MHz	12 MHz	12.288 MHz	16 MHz
19.2 MHz	24 MHz	26 MHz				

Notes:

11. All frequencies from 1 to 26 MHz are in production. Contact [SiTime](#) for minimum order quantity requirement.

Table 6. Revision History

Version	Release Date	Change Summary
0.1	12/15/2014	Advance Information
0.2	1/27/2015	Updated CSP dimension tolerance Removed 2.0 mm x 1.6 mm package Changed to 6.144 MHz as the reference frequency for jitter, IDD and other relevant parameters Changed resume time (max) to 5 ms Changed the parameter PSNR to Power Supply Noise Sensitivity and specified in RMS
0.3	03/31/2015	Changed VIL and VIH values in the EC table Reduced standby time in the EC table Revised phase jitter condition to include power supply noise sensitivity Removed power supply noise spec
0.9	05/22/2015	Added typical values for active and standby current Added current consumption for additional frequencies Changed ± 50 ppm option to Contact SiTime Added manufacturing guideline Other miscellaneous format and footnote changes
1.0	11/18/2015	Revised initial tolerance, current consumption, standby current, input high/low voltage, input pull-down impedance, startup/resume time and RMS period/phase jitter in Table.1 Added performance plots
1.1	02/19/2016	Added 10 Standard frequencies to the ordering information
1.11	09/16/2016	Updated the table.5 list of standard frequencies Added a graph of Idd vs Frequency without load to the performance plots section
1.2	09/28/2017	Added 2.25 to 3.63V supply voltage option Updated logo and company address, other page layout changes Added package dimension table to the dimensions and patterns section

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2014-2017. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.